

# SYLLABUS

## 1. Information about the program

1.1 Higher education institution	Universitatea Politehnică Timișoara
1.2 Faculty <sup>1</sup> / Department <sup>2</sup>	ELECTRONICS, TELECOMUNICATON AND INFORMATION TECHNOLOGIES/ Applied Electronics
1.3 Field of study (name/code <sup>3</sup> )	ELECTRONIC ENGINEERING, TELECOMUNICATION AND INFORMATION TECHNOLOGIES / 20/20/10
1.4 Study cycle	Master
1.5 Study program (name/code/qualification)	Automotive Electronic Systems /20/20/10 / 2152

## 2. Information about discipline

2.1a Name of discipline/The educational classe <sup>4</sup>	High Performance Computing, Memories and Smart Sensors						
2.1b Name of discipline in Romanian							
2.2 Coordinator (holder) of course activities	Jivet Ioan						
2.3 Coordinator (holder) of applied activities <sup>5</sup>	Elisei-Stefan Ilies						
2.4 Year of study <sup>6</sup>	1	2.5 Semester	1	2.6 Type of evaluation	E	2.7 Regime of discipline <sup>7</sup>	DOB

## 3. Total estimated time (direct activities (fully assisted), partially assisted activities and unassisted activities<sup>8</sup>)

3.1 Number of hours fully assisted/week	4 ,of which:	course	2	seminar/laboratory/project	2
3.1* Total number of hours fully assisted/sem.	56 ,of which:	course	28	seminar/laboratory/project	28
3.2 Number of on-line hours fully assisted/sem	0 ,of which:	course	0	seminar/laboratory/project	0
3.3 Number of hours partially assisted/week	,of which:	project, research		training	hours designing M.A. dissertation
3.3* Number of hours partially assisted/ semester	,of which:	project of research		training	hours designing M.A. dissertation
3.4 Number of hours of unassisted activities/ week	4.93 ,of which:	Additional documentation in the library, on specialized electronic platforms, and on the field			1.5
		Study using a manual, course materials, bibliography and lecture notes			1.5
		Preparation of seminars/ laboratories, homework, assignments, portfolios, and essays			1.9 3
3.4* Total number of hours of unassisted activities/ semester	69 ,of which:	Additional documentation in the library, on specialized electronic platforms, and on the field			21
		Study using a manual, course materials, bibliography and lecture notes			21
		Preparation of seminars/ laboratories, homework, assignments, portfolios, and essays			27
3.5 Total hrs./week <sup>9</sup>	8.93				
3.5* Total hrs./semester	125				
3.6 No. of credits	5				

## 4. Prerequisites (where applicable)

4.1 Curriculum	<ul style="list-style-type: none"> <li>Basics of Microprocessors and Memories</li> </ul>
4.2 Learning outcomes	<ul style="list-style-type: none"> <li>-</li> </ul>

## 5. Conditions (where applicable)

5.1 of the course	<ul style="list-style-type: none"> <li>Video-projector, Internet connection</li> </ul>
5.2 to conduct practical activities	<ul style="list-style-type: none"> <li>PC's with Software Tools, Electronic Basic Tools</li> </ul>

## 6. Learning outcomes acquired through this discipline

Knowledge	<p>C1. The student/graduate demonstrates advanced knowledge of the categories of electronics, the principles of electricity and engineering, and the physics and mathematics required for the design and analysis of complex electronic systems.</p> <p>C9. The student/graduate demonstrates advanced knowledge of the operating principles and integration of microsystems and MEMS.</p> <p>C16. The student/graduate demonstrates advanced knowledge of the operating principles, typologies, and applications of sensors.</p> <ul style="list-style-type: none"> <li>•</li> </ul>
Skills	<ul style="list-style-type: none"> <li>• A3. The student/graduate designs electronic systems, including circuits, equipment, and applications in fields such as automotive and instrumentation</li> </ul> <p>A6. The student/graduate applies testing and validation procedures for electronic products, systems, and components.</p> <p>A23. The student/graduate designs sensors, selecting appropriate materials and technologies for specific applications.</p> <ul style="list-style-type: none"> <li>•</li> </ul>
Responsibility and autonomy	<p>RA1. The student/graduate assumes responsibility for coordinating and approving engineering projects, assessing the technical, economic, and environmental impact of proposed solutions.</p> <p>RA2. The student/graduate demonstrates autonomy in leading scientific research and making complex engineering decisions, coordinating multidisciplinary technical teams.</p> <p>RA17. The student/graduate assumes responsibility for the quality and functionality of designed and tested sensors.</p> <ul style="list-style-type: none"> <li>•</li> </ul>

## 7. Objectives of the discipline (based on the grid of learning outcomes acquired)

- Understand the concepts behind high performance computing architectures required for the processing of the high volume of data in intelligent systems. Understand the concepts for data protection in complex architecture that ensure the safety requirements for automotive software design
- Good understanding of high performance computing cores. Good understanding of Multi-processor system and on-chip communication infrastructure. Good understanding of memory organization and protection. Good understanding of GPUs and data parallel processing.

## 8. Content

8.1 Course	Number of hours	Of which online	Teaching methods
L1. Microprocessor Architecture from Embedded to HPC	2	0	Theoretical presentation with questions and discussions, correlating concepts with real-world applications.
L2. RISC V ISA basics - principles of RISC Architecture	2	0	
L3. Memory Models - definition of VM, Cache Memory, Physical memory	2	0	
L4. Paging memory for RISC V , TLB and Privilage levels	2	0	
L5. Cache Memory basics and replacement policies	2	0	
L6. Privileged levels of RISC V and CSc's registers	2	0	
L7. Pipelined architecture as a Option of RISC V systems for HPC	2	0	

L8. Multiple Core processors and Cache Distributed Coherency	2	0	
L9. RISC V Interrupts, Exceptions and Traps	2	0	
L10 Examples of RISC V SOC - Sifive ecosystem	2	0	
L11 Examples of RISC V SOC - Sifive ecosystem	2		
L12 Advanced Topics in HPC	2	0	
L13 Advanced Topics in HPC	2		
L14 Advanced Topics in HPC	2		
<p>Bibliography<sup>10</sup> Online Course: Technische Univrsitat Berlin. Prof. Dr. Ben Juulink High-Performance and Embedded Computer Architectures.</p> <p>Computer Organization and Design: The Hardware/Software Interface, David A. Patterson și John L. Hennessy</p> <p>Computer Architecture: A Quantitative Approach, John L. Hennessy și David A. Patterson</p>			
<b>8.2 Applied activities<sup>11</sup></b>	<b>Number of hours</b>	<b>Of which online</b>	<b>Teaching methods</b>
Lab1. Exploring the documentation and codes for RV Implementations: SweRV master, NeoRV on Github	2		Hands-on experimenting on programming, FPGA Implementation
Lab2. C Programming	2		
Lab3 RISC-V Assembly Language Programming	2		
Lab 4 Function Calls	2		
Lab5 Introduction to I/O programming	2		
Lab 6. RVfpga Timers and programming	2		
Lab 7. Pipeline Microprocessors	2		
Lab 8. Pipeline Microprocessors	2		
Lab9. RISC V – experience with ESP32C3 boards	2		
Lab10. RISC V – experience with ESP32C3 boards	2		
Lab 11. Special topics to experiment on RISC V – Github Online Codes: Leaf,	2		
Lab 12. Special topics to experiment on RISC V – Github Online Codes: NeoRV32	2		
Lab 13. Special topics to experiment on RISC V – Github Online Codes: Ibex	2		
Lab 14. Special topics to experiment on RISC V – Github Online Codes: OpenTitan	2		
<p>Bibliography<sup>12</sup> Online Course on RISC V: Imagination Techonoly, 2024,</p> <p>Online RISC V Documentation</p> <p>Computer Organization and Design: The Hardware/Software Interface, David A. Patterson și John L. Hennessy</p> <p>Computer Architecture: A Quantitative Approach, John L. Hennessy și David A. Patterson</p>			

## 9. Evaluation

Type of activity	9.1 Evaluation criteria <sup>13</sup>	9.2 Evaluation methods	9.3 Share of the final grade
------------------	---------------------------------------	------------------------	------------------------------

9.4 Course	Verification of theoretical knowledge about HPC architectures (RISC-V, ARM), memory, data protection, and multiprocessor systems. Explanation of concepts and relationships between architecture components (ISA, cache memory, TLB, privilege levels).	Writer Test	66%
9.5 Applied activities	<b>S:</b>		
	<b>L:</b> Solving problems or exercises involving memory organization, cache coherence, interrupts, and exceptions.	Q&A	34%
	<b>P:</b>		
	<b>Pr:</b>		
	<b>Tc-R<sup>14</sup>:</b>		
<b>9.6</b> Minimum performance standard (minimum amount of knowledge necessary to pass the discipline and the way in which this knowledge is verified <sup>15</sup> )			
<ul style="list-style-type: none"> <li>The student must demonstrate understanding of the fundamental concepts of RISC-V architecture and memory organization (ISA, cache memory, TLB, privilege levels).</li> </ul>			

**Date of completion**

24.09.2025

**Course coordinator  
(signature)**

**Coordinator of applied activities  
(signature)**

**Head of Department  
(signature)**

**Date of approval in the Faculty  
Council <sup>16</sup>**

**Dean  
(signature)**

7.10.2025