Core Courses

ELECTRONIC CIRCUITS

Theory

- 1. Demonstrate the optimum input and output impedance for a voltage amplifier. <u>EC (c 01).ppt</u> / slides 8,9
- 2. Explain Miller effect and theorem and its utility for high frequency analysis. EC (c 03+04).ppt /slides 37-38, seminar nr.2.doc
- 3. Which amplifier class is known for its crossover distortions? Explain the root cause and ways of improvement based on a simplified schematic and is transfer characteristic.

EC (c 05).ppt / slides 22-24, 37

- Demonstrate bandwidth extension for an amplifier when a negative feedback is applied. EC (c 07).ppt /slides 5-7
- 5. Show input and output resistance change for an amplifier when a shunt-shunt feedback is applied. Justify with formulas. EC (c 08).ppt / slides 7, 10

Applications

 For the circuit below, having the J-FET with parameters: g_m = 5mA/V, r_{ds} = ∞, C_{gd} = 5pF, C_{gs} = 10pF, C_{ds} = 10pF. Find out the high cutt off frequency by:
 a) Using Miller Theorem;
 b) Using OCTC (Open Circuit Time Constant) method.



Solution: Seminar nr 2.pdf pag. 3,4

- 2. The schematic below is a Wien oscillator using a class B final stage amplifier having: $A_u \rightarrow \infty, R_i \rightarrow \infty, R_o \rightarrow 0$. Find out:
- a) f_o oscillating frequency,
- b) V_0 , when using the thermistor R_{Th} ;
- c) P_0 (delivered to R_L)



Solution: <u>Sem 7.ppt</u> pag. 4,5.

DIGITAL INTEGRATED CIRCUITS

1) Explain how a

Any binary decoder can be used as a decoder's enable input



decoder can be used as demultiplexer.

with an enable input demultiplexer. The is connected to the data

line and its select inputs determine which of the output lines is driven with the data bit. The following example shows how 74HC(T)138 can be used as demultiplexer.

If the decoder's enable input active HIGH ("1") is connected to the data line and the select inputs are A=C="1" and B="0" at the output Y5 one can find the data bit negated. The remaining output lines are "1" (see Fig.1.1.)

If the decoder's enable input active LOW ("0") is connected to the data line and the select inputs are A=C="1" and B="0" at the output Y5 one can find the data bit. The remaining output lines are "1" (see Fig.1.2.)



2) Positive edge triggered D type flip-flop: draw a symbolic representation, the truth table and its associated waveforms

One of the simplest flip-flops which is produced on the market is the Positive – edge – triggered D flip-flop. This samples its D input and changes it's Q and \overline{Q} outputs only on the rising edge of a controlling CLK signal (see Fig.



Fig. 2.1 a) Positive edge triggered D flip 10p o, $\frac{1}{2}$ osure cuge triggered D flip-flop with asynchronous inputs.

Table 1. Truth table for the D flip-flop

0	↑ edge	0			
X	0	Last Q			
X	1	Last Q			

The edge-triggered D flip-flop has a setup and hold time window during which the D inputs must not change. This window occurs around the triggering edge of CLK, and is indicated by shaded color Fig 2.2.



Fig. 2.2 Positive edge triggered D flip-flop waveforms

Some D flip-flops have *asynchronous inputs* (see Fig. 2.1. b) that may be used to force the flip-flop to a particular state independent of the CLK and D inputs, they are best reserved for initialization and testing purposes, to force a sequential circuit into a known starting state. If the asynchronous inputs are active LOW and S="0" and R="1" the output Q is "1", no matter what logic value is at the D input. If R="0" and S="1" the output is Q is "0", no matter what logic value is at the D input.

3) Sequential access memories FIFO and LIFO

A sequential memory is a memory in which the stored data cannot be read or written in random order, but must be addressed in a specific sequence. There are two main ways of organizing a sequential memory—as a **queue** or as a **stack**.

A queue is a **first-in first-out** (**FIFO**) memory, meaning that the data can be read only in the same order they are written. This memory can be implemented using SISO shift registers which can shift the data to the right.



Fig. 5.1 Sequential memory

The binary words on b bit are written in parallel to the b serial inputs by applying a clock tick and shifting the data to the right. Once the words are written in the registers the first word to be read is the first one loaded in the memory. Once the data is read it is lost.

One common use for FIFO memory is to connect two devices that have different data rates. For instance, a computer can send data to a printer much faster than the printer can use it. To keep the computer from either waiting for the printer to print everything or periodically interrupting the computer's operation to continue the print task, data can be sent in a burst to a FIFO, where the printer can read them as needed.

The **last-in-first-out** (LIFO), or stack, is based on the following operation principle: the last bit to be written is the first bit to be read. This memory can be implemented using SISO shift registers which can shift the data bidirectional. To write the data the same principle from FIFO is used. To read the content of the memory, the data is shifted to the left.

The LIFO memory can be used for the storage of data that are to be retrieved in reverse order. Most microprocessors use a stack to save status flag bits and the contents of certain registers, in case of interruptions.

4) 4-bit Up Binary Ripple Counter: draw the schematic, explain how it works, and draw the relevant waveforms

A 4-bit up binary ripple counter build with 4 T flip-flops (from JK-MS with T ="1") can be seen in Fig 5. The clock ticks are applied only to the first flip-flop. The next flip-flops have as clock signal the output Q of the previous flip-flop (MR – Master Reset is synonym to R – Reset or CLR - Clear).



Fig 6.1. 4-bit Up Binary Ripple Counter

Notes:

1) The counter counts up, at each CLK tick the value of the counter is incremented with one unit.

2) The counter is modulus 16 (it has 4 flip-flops), the 16^{th} tick of the clock close the cycle and brings the counter to zero. The 17^{th} tick of the clock is the first tick from the next cycle.

3) At a certain moment of time, the binary code read at the outputs, corresponds to the number of ticks from that cycle (after 11 ticks $Q_3Q_2Q_1Q_0 = 1011$ this corresponds to number 11 coded in binary). This is practically the counting function.

4) The flip-flops works as frequency dividers by 2. The output Q_0 divides by 2 the clock signal, Q_1 divides by 2 the frequency of the signal Q_0 and by 4 the clock signal and so on.

5) In order to extend the modulus of the counter multiple counters can be cascade (the output Q_3 is connected to the CLK input of the next counter).



Fig 6.4. 4-bit Up Binary Ripple Counter waveforms

In order to get a countdown counter, the output \overline{Q} of the flip-flop is connected to the CLK input of the next flip-flop.

5) Shift Register Counters – Johnson Counter

A shift register can be combined with combinational logic to form a state machine whose state diagram is cyclic.

Such a circuit is called a *shift-register counter*. Unlike a binary counter, a shift-register counter does not count in an ascending or descending binary sequence, but it is useful in many "control" applications nonetheless.

An n-bit shift register with the complement of the serial output fed back into the serial input is a counter with 2n states and is called a twisted-ring, **Moebius**, or **Johnson** counter.

The block diagram and the waveforms for a 4 bit Johnson counter are shown below. The decoded outputs are **glitch free**.



Fig. 9.1 Block diagram and the waveforms for a 4 bit Johnson counter

1) Application Implement a modulo 51 counter.

Let p=51. The number of flip-flops needed to implement it is *n*, where $2^{n-1} < 51 < 2^n$. *n*=6 (32<51<64)

A modulo p = 51 means resetting the counter after the 51^{st} clock tick. This is done by identifying the state 51 with a circuit (an AND/NAND gate) and clear the counter by activating /CLR.

The truth table for the modulo 51 counter is shown below.

Clock tick	Q ₅	Q_4	Q ₃	Q ₂	Q_1	Q_0
0	0	0	0	0	0	0
1	0	0	0	0	0	1
•						
50	1	1	0	0	1	0
51 (0)	$1 \rightarrow 0$	$1 \rightarrow 0$	0	0	$1 \rightarrow 0$	$1 \rightarrow 0$

Table 11.1 Truth table for a modulo p=51 counter

A 4 input NAND gate is needed to detect the 51 state.

p = 51 = 1*32 + 1*16 + 0*8 + 0*4 + 1*2 + 1*1

The inputs of the gate are connected to the Q_5 , Q_4 , Q_1 , Q_0 outputs which are "1" logic only when the state 51 is detected. At that moment input /CLR is active (the output of the NAND gate is "0" only in this state) and clears the counter, so state 51 becomes state 0, in this way the number of distinct states of the counter is reduced to 51.



Fig 11.1 Decoding state 51

This schematic has an issue due to dispersion of the propagation times t_{CLR-Q} . The flip-flop with the shortest propagation time is clear first and its output Q (which is one of the

inputs of the NAND gate) goes to "0". Thus, the gate output switches to "1" and interrupts the counter full reset process (other bistable will not be deleted).

To eliminate this disadvantage an /S-/R-flip-flop is used to hold the /CLR line active long enough time to clear all flip-flops but shorter than the clock pulse. The /S-/R-flip-flop is inserted between X1 and X2.



Fig. 11.2 Genereting a proper clear signal

2) Application Using semiconductor memory SRAM 6264 (8k x 8 bit) and a minumum number of logic circuits implement a 32k x 8 bit memory.

First the number of circuits of type 6264 is determined.

$$N = \frac{32k \, x \, 8bit}{8k \, x \, 8bit} = 4 \, .$$

The 8k memory has $2^3 \cdot 2^{10} = 2^{13}$ memory locations which can be accessed by using 13 address lines (A_0, \dots, A_{12}) .

The 32k memory has $2^5 \cdot 2^{10} = 2^{15}$ memory locations which can be accessed by using 15 address lines ($A_0, ..., A_{14}$). The additional addresses A_{14} and A_{13} decoded with a 2:4 DCD are used to enable the 4 semiconductor memories of type 6264 according to the table below.

A ₁₄	A ₁₃	$A_{12} - A_0$	Enabled	Enable conditions			
			Circuit	$\overline{CE_0}$	$\overline{CE_1}$	$\overline{CE_2}$	$\overline{CE_3}$
0	0	X X	0	0	1	1	1
0	1	X X	1	1	0	1	1
1	0	X X	2	1	1	0	1
1	1	X X	3	1	1	1	0

Table12.1 Truth table for the 32kx8bit memory



1. Bipolar Widlar Current Source - draw the schematic, explain why it is not a current mirror. pg. 300, course#8



(Abstract: In the Widlar current source the transistors Q_1 and Q_2 operate with unequal base emitter voltages. This circuit is referred to as a current source rather than a current mirror because the output current, I_{OUT} , is much smaller than the input current, I_{IN} .)

Fig. 19.

In the Widlar current source of Fig. 19, the resistor R_2 is inserted in series with the emitter of Q_2 , and transistors Q_1 and Q_2 operate with unequal base emitter voltages if $R_2 \neq 0$. This circuit is referred to as a current source rather than a current mirror because the output current is much less dependent on the input current and the power-supply voltage than in the simple current mirror.

Assume that Q_1 and Q_2 operate in the forward active region. KVL around the baseemitter loop gives:

$$\begin{split} \mathbf{V}_{\mathrm{BE1}} &- \mathbf{V}_{\mathrm{BE2}} - \frac{\beta_{\mathrm{F}} + 1}{\beta_{\mathrm{F}}} \mathbf{I}_{\mathrm{OUT}} \mathbf{R}_{2} = 0 \qquad \Rightarrow \mathbf{V}_{\mathrm{T}} \ln \frac{\mathbf{I}_{\mathrm{C1}}}{\mathbf{I}_{\mathrm{S1}}} - \mathbf{V}_{\mathrm{T}} \ln \frac{\mathbf{I}_{\mathrm{OUT}}}{\mathbf{I}_{\mathrm{S2}}} - \frac{\beta_{\mathrm{F}} + 1}{\beta_{\mathrm{F}}} \mathbf{I}_{\mathrm{OUT}} \mathbf{R}_{2} = 0 \\ \text{If} \quad \beta \to \infty \quad \text{and} \quad \mathbf{I}_{\mathrm{s1}} = \mathbf{I}_{\mathrm{s1}} \qquad \Rightarrow \mathbf{V}_{\mathrm{T}} \ln \frac{\mathbf{I}_{\mathrm{IN}}}{\mathbf{I}_{\mathrm{OUT}}} = \mathbf{I}_{\mathrm{OUT}} \mathbf{R}_{2} \end{split}$$

This transcendental equation can be solved by trial and error to find I_{OUT} if R_2 and I_{IN} are known, as in typical analysis problems. Because the logarithm function compresses changes in its argument, attention can be focused on the linear term, I_{OUT} R_2 , simplifying convergence of the trial-and-error process. In design problems, however, the desired I_{IN} and I_{OUT} are usually known, and the equations provides the required value of R_2 .

The Widlar source allows currents in the microamp range to be realized with moderate values of resistance. It is possible to write the final equation like this: I_{UUTR_2}

$$I_{\rm IN} = I_{\rm OUT} e^{\frac{I_{\rm OUT}}{V_{\rm T}}}$$

It is obvious that I_{OUT} is much smaller than I_{IN} . Exemple: $I_{IN} = 1$ mA, R2= 5 K Ω , $I_{OUT} = 20 \ \mu$ A

2. Temperature-Insensitive Bias with band gap voltage reference: the motive, the idea, one of the practical implementations. Pg. 317, course #9



(Abstract: We need low-temperature-coefficient reference voltages. The idea is shown in Fig. 20. - 2mV/°C temperature-coefficient of V_{BE} to be compensated with a component with +2mV/°C coefficient temperature.)

In practice, requirements often arise for lowtemperature-coefficient voltage bias or reference voltages. The voltage reference for a voltage regulator is a good example.

Since $V_{BE(on)}$ and V_T have opposite T_{CF} , the possibility exists for referencing the output current to a composite voltage that is a weighted sum of $V_{BE(on)}$ and V_T . By proper weighting, zero temperature coefficient should be attainable. So we can obtain low-temperature-coefficient voltage bias or reference voltages.

$$V_{OUT} = V_{BE(on)} + M V_{T}$$

Fig. 20.

The idea is shown in Fig. 20. $-2mV/^{\circ}C$ temperature-coefficient of V_{BE} to be compensated with a component with $+2mV/^{\circ}C$ coefficient temperature. One possibility is to use V_{T} which T_{CF} is about $+0,085 \text{ mV}/^{\circ}C$.



A bandgap voltage reference is a voltage reference circuit widely used in integrated circuits usually with an output voltage around 1.25 V, close to the theoretical band gap of silicon at 0°K. A practical implementation is shown in Fig. 21.

$$V_{\rm RC1} = V_{\rm RC2} \Longrightarrow I_{\rm C1} = I_{\rm C2}$$

$$V_{R1} = I_{C1}R_{1} = V_{BE2} - V_{BE1} =$$

$$= V_{T} \ln \frac{I_{C2}}{I_{S}} - V_{T} \ln \frac{I_{C1}}{I_{S}} = V_{T} \ln \frac{I_{C2}}{I_{C1}} = V_{T} \ln n$$

$$V_{R2} = R_{2} (I_{C1} + I_{C2}) = R_{2} \left(\frac{V_{T} \ln n}{R_{1}} + n \frac{V_{T} \ln n}{R_{1}} \right) =$$

$$= \frac{R_{2}}{R_{1}} (n+1) V_{T} \ln n = N \cdot V_{T}$$

Fig. 21.

$$\frac{dV_{R2}}{dT} = N\frac{dV_{T}}{dT} = N\frac{k}{q} = N\frac{kT}{qT} = N\frac{V_{T}}{T} = +2\frac{mV}{^{\circ}C} \qquad \qquad \Rightarrow N = 2 \cdot 10^{-3} \frac{300}{26 \cdot 10^{-3}} \cong 23$$

3. Inverting and noninverting amplifier built with an ideal op amp - draw the schematics and find the gains, define the characteristics of an ideal op amp. pg. 406, 408, course #9



(Abstract: The golden rules:

1.The output attempts to do whatever is necessary to make the voltage difference between the inputs zero (in Fig. 22 and Fig. 23, $V_i = 0$).

2. The inputs draw no current.)

An ideal op amp with a single-ended output has a differential input, infinite voltage open-loop gain, infinite input resistance, and zero output resistance. While actual op amps do not have these ideal characteristics, their performance is usually sufficiently good that the circuit behavior closely approximates that of an ideal op amp in most applications. These characteristics lead to the golden rules for op-amps. They allow us to logically deduce the operation of any op-amp circuit.

Fig. 22 shows an inverting amplifier build with an op amp. Considering we have an ideal op amp. First, because no current enters in the "-" input, at the nod X we can write:

$$\mathbf{I}_1 = \mathbf{I}_2 \qquad (1)$$

Second, $V_i = 0$ and at the inverting input we have a "virtual ground". Then the voltage V_{s1} is across R_1 and Vo1 is across R_2 . In the first equation we can replace I_1 and I_2 with the values: $V_1 = -V_1$.

$$I_1 = \frac{v_{s1}}{R_1}$$
 $I_2 = \frac{-v_{o1}}{R_2}$

Equation (1) becames:

$$\frac{\mathbf{V}_{\mathrm{s1}}}{\mathbf{R}_{\mathrm{1}}} = -\frac{\mathbf{V}_{\mathrm{o1}}}{\mathbf{R}_{\mathrm{2}}} \Leftrightarrow \mathbf{V}_{\mathrm{o1}} = -\mathbf{V}_{\mathrm{s1}}\frac{\mathbf{R}_{\mathrm{2}}}{\mathbf{R}_{\mathrm{1}}}$$

This is the relationship between the output voltage and the input voltage for an inverting amplifier build with an op amp. A similar calculation can be done for the noninverting amplifier build with an ideal op amp (Fig. 23). The same, for Fig. 23:

$$I_1 = I_2$$
 (2)

But we don't have a virtual ground anymore: at the noninverting input is V_{s2}. In this case we can write: $I_1 = \frac{V_{s2}}{R}, \qquad I_2 = \frac{V_{o2} - V_{s2}}{R_2}$

Using this values in (2) we get the relationship between the output voltage and the input voltage for a noninverting amplifier build with an op amp:

$$\frac{\mathbf{V}_{s2}}{\mathbf{R}_{1}} = \frac{\mathbf{V}_{o2} - \mathbf{V}_{s2}}{\mathbf{R}_{2}} \Leftrightarrow \mathbf{V}_{o2} = \left(1 + \frac{\mathbf{R}_{2}}{\mathbf{R}_{1}}\right) \mathbf{V}_{s2}$$

4. Integrator, differentiator build with op amp - draw the schematics, find the relationships between input and output voltages. pg. 410, Course #10

The integrator (Fig. 24) and the differentiator circuits (shown in Fig. 25) are examples of using op amps with reactive elements in the feedback network to realize a desired frequency response or time-domain response.

(Abstract: In the case of the integrator the output voltage is proportional to the integral of the input voltage with respect to time. In the case of the differentiator the output voltage is proportional to the time rate of change of the input voltage.)

In the case of the integrator (Fig. 24), the resistor R is used to develop a current I_1 that is proportional to the input voltage, V_s . This current flows into the capacitor C, whose voltage is proportional to the integral of the current I_2 with respect to time. Since the output voltage is equal to the negative of the capacitor voltage, the output is proportional to the integral of the input voltage with respect to time. In terms of equations:

$$I_{1} = \frac{V_{s}}{R} = I_{2} \qquad V_{o} = -\frac{1}{C} \int_{0}^{t} I_{2} d\tau + V_{o}(0) \implies V_{o}(t) = -\frac{1}{RC} \int_{0}^{t} V_{s}(\tau) d\tau + V_{o}(0)$$

In the case of the differentiator (Fig. 25), the capacitor C is connected between V_s and the inverting op-amp input. The current through the capacitor is proportional to the time derivative of the voltage across it (V_c), which is equal to the input voltage ($V_c = V_s$). This current flows through the feedback resistor R, producing a voltage at the output proportional to the capacitor current, which is proportional to the time rate of change of the input voltage. In terms of equations:

$$I_1 = C \frac{dV_s}{dt} = I_2 \qquad \qquad V_o = -RI_2 = -RC \frac{dV_s}{dt}$$

(Abstract: The schematic for an improved precision half-wave rectifier is shown in Fig. 26. Fig. 27 shows the equivalent circuit for $V_i < 0$ and Fig. 28 shows the equivalent circuit for $V_i > 0$. Fig. 29 shows the waveforms within the improved precision rectifier for a sinusoidal input, V_{in} ; the output of the circuit is V_{out} and V_o is the op amp's output.)

For input voltages less than zero, the equivalent circuit is shown in Fig. 27. Diode D_1 is forward biased and the op amp is in the active region. The inverting input of the op amp is clamped at ground by the feedback through D_1 , and, since no current flows in R_2 , the output voltage is also at ground. When the input voltage is made positive, no current can flow in the reverse direction through D_1 so the output voltage of the op amp V_0 is driven in the negative direction. This reverse biases D_1 and forward biases D_2 . The resulting equivalent circuit is shown in Fig. 28 and is simply an inverting amplifier with a forward-biased diode in series with the output lead of the op amp.

Fig. 29.

Because of the large gain of the op amp, this diode has no effect on its behavior as long as it is forward biased, and so the circuit behaves as an inverting amplifier giving an output voltage of:

$$V_{out} = -\frac{R_2}{R_1} V_{in}$$

As shown in Fig. 29, the output voltage of the operational amplifier need only change in value by approximately two diode drops when the input signal changes from positive to negative.

Problem #1. Name the building blocks inside the op amp shown in the figure.

Problem #1. ANSWER

1. At the left-hand side of the figure, the first block is a differential input stage with emitter followers (Ql and Q2) driving common-base stages (Q3 and Q4).

The transistors Q5 and Q6 form an active load for Q3 and Q4.

Q7, Q5, Q6 and their emitter resistances form a current mirror with degeneration.

The two pairs of transistors shown at the top of the schematic are simple current mirrors (Q8 and Q9, Q12 and Q13).

At the bottom is a Widlar current source (built with Q10, Q11, and the 5 k Ω resistor).

Transistors Q15, Q19 and Q22 function as a class A gain stage. The stage consists of two NPN transistors in a Darlington configuration (Q15 and Q19).

Transistor Q16 and its base resistors is the V_{be} multiplier voltage source.

Transistors Q14, Q20 form the class AB push-pull emitter follower output stage.

Problem #2. A bandgap reference is shown in the figure. T1 and T2 are identical, the ratio of R_{c1} to R_{c2} is 2: $R_{c1}/R_{c2} = 2$, $R_1 = 2.6 \text{ K}\Omega$. a). Determine the expression of the output voltage V_0 and prove that it is possible to have a bandgap voltage reference. b). Calculate the value of the output voltage. c). Calculate the value of the currents I_{c1} and I_{c2} . You have: ln2 = 0.693; ln5 = 1.6; ln10=2.3; $V_T= 26\text{mV}$ at 300 K.

Problem #2. Solution

a). In order to be a band-gap referenced circuit, the output voltage has the general form :

$$V_{o} = V_{BE} + NV_{T}$$
(1)
(2)

In our case : $V_o = V_{BE2} + R_2(I_{c1} + I_{c2})$ We have to show that $(I_{c1} + I_{c2})$ is direct proportional to V_T .

First, we consider an ideal op amp. This means that $V_{-} = V_{+}$ and I_{c2} flows through R_{c2} and

$$R_{c2}I_{c2} = R_{c1}I_{c1} \implies \frac{I_{c2}}{I_{c1}} = \frac{R_{c1}}{R_{c2}} \implies \frac{I_{c2}}{I_{c1}} = 2 \quad (3)$$

$$KCL: V_{BE1} + R_{1}I_{c1} = V_{BE2} \quad (4)$$

$$\implies V_{BE2} - V_{BE1} = R_{1}I_{c1} \implies V_{T} \ln \frac{I_{c2}}{I_{s2}} \frac{I_{s1}}{I_{c1}} = R_{1}I_{c1} \implies I_{c1} \stackrel{(I_{s1}=I_{s2})}{=} \frac{V_{T}}{R_{1}} \ln \frac{I_{c2}}{I_{c1}} \stackrel{(3)}{=} \frac{V_{T}}{R_{1}} \ln 2 \quad (5)$$

$$\stackrel{(2),(3),(5)}{\Longrightarrow} V_{o} = V_{BE2} + 3 \cdot R_{2} \frac{V_{T}}{R_{1}} \ln 2 \quad (6)$$

$$V_{o} \text{ will be compensated if : } 3 \cdot R_{2} \frac{\ln 2}{R_{1}} = N = 23$$

 $\Rightarrow \mathbf{R}_2 = \frac{23 \cdot \mathbf{R}_1}{3 \cdot \ln 2} = \frac{23 \cdot 2.6 \cdot 10^3}{3 \cdot 0.693} \approx 28,7 \mathrm{K}\Omega$

b). Thereby, if $R2 = 28,7 \text{ K}\Omega$, we have a band-gap refferenced circuit and the output voltage is :

$$V_{o} = V_{BE} + NV_{T} \approx 0.6V + 23 \cdot 26 \cdot 10^{-3} \approx 1.2V$$

c).
$$I_{c1} \stackrel{(5)}{=} \frac{V_{T}}{R_{1}} \ln 2 = \frac{26 \cdot 10^{-3} \cdot 0.693}{2.6 \cdot 10^{-3}} = 6.93 \cdot 10^{-6} \text{ A}$$
$$I_{c2} = 2I_{c1} = 13.86 \cdot 10^{-6} \text{ A}$$

SIGNAL PROCESSING

References

[1] Corina Naforniță, Alexandru Isar, Signals and Systems, vol. II, Editura Politehnica, Timișoara, 2016.

1-Where are the poles of a stable and causal analog system? Give an example.

The poles of a stable and causal system are located in the left half plane LHP while its zeros can be located anywhere in the complex plane. Example: $h(t) = \exp(-\omega_0 t)\sigma(t), \omega_0 > 0$.

[1] -page 110

The transfer function is $H(\omega) = \frac{1}{s + \omega_0}$ with one pole, $s_p = -\omega_0$.

2-Ideal low pass filter. Frequency response and impulse response. Is this filter realizable?

[1]-page 134

The ideal low pass filter has the frequency response:

$$H(\omega) = p_{\omega_c}(\omega) \leftrightarrow h(t) = \frac{\sin \omega_c t}{\pi t}$$

It does not fulfill Paley-Wiener theorem, so it is not causal.

3-Enunciate WKS sampling theorem.

[1]-page 150

If the finite energy signal x(t) is band limited at ω_M , ($X(\omega)=0$ for $|\omega| > \omega_M$), it is uniquely determined by its samples $\{x(nT_s)|n \in \mathbb{Z}\}$ if the sampling frequency is higher or equal than twice the maximum frequency of the signal:

 $\omega_s \geq 2\omega_M$

4-Approximation of RC circuit using bilinear transform method.

5-Demodulator (envelope detector) for AM signals.

[1]-page 275

AM demodulation can be realized using an envelope detector. For $R_g << R_L$, the voltage from the capacitor $u_2(t)$ follows the voltage $u_1(t)$ if the latter is high enough and the diode conducts (on the positive half-cycle of the input signal). When the diode becomes reverse biased, the capacitor discharges through the resistor R_L . The modulating wave is reconstructed using low pass filtering and removal of the DC component for $u_2(t)$.

5-Nyquist stability criterion for continuous-time systems when the open loop system is stable (schema + enunciation).

[1]-page 350, page 372

a)
$$\frac{Y(s)}{X(s)} = \frac{KH(s)}{1 + KH(s)G(s)}$$

b)
$$\frac{Y(s)}{X(s)} = \frac{H(s)}{1 + KH(s)G(s)}$$

-If the open loop system is stable then H(s)G(s) doesn't have poles in the right half plane or on the imaginary axis. So, the open loop Nyquist's hodograph $G(j\omega)H(j\omega)$ doesn't encircle the critical point (-1/K,0) -Since h(t) and g(t) are real functions,

Nyquist's hodograph for $\omega \hat{I}(-\infty,0)$ is obtained by **symmetry** with respect to the real axis of the complex plane H(s)G(s) from the Nyquist's hodograph for $\omega \hat{I}(0,\infty)$

Problem 1- What is the transfer function of a digital system obtained using the bilinear transform method, from a lowpass RC circuit, with R= 1 k Ω and C = 1 μ F, considering that the sampling step is 500 μ s?

[1]-page 265

The time constant of this circuit is *RC*, inversely proportional with the cutoff frequency, ω_0 : $\tau = RC = 1 \text{ ms}, \omega_0 = 1/RC = 1000 \text{ rad/s}$.

The transfer function of the analog LTI system is $H_a(s) = \frac{1}{1+s\tau}$. For the bilinear transform we

replace
$$s = \frac{2}{T} \frac{1-z^{-1}}{1+z^{-1}}$$
 in the transfer function, so we have $H_d(z) = H_a(s) \left| s = \frac{2}{T} \frac{1-z^{-1}}{1+z^{-1}} \right|_{s=2}$ where T is

the sampling step.

For the lowpass RC circuit we obtain the transfer function:

$$H_{d}(z) = \frac{\frac{T}{T+\tau}}{1-\frac{\tau}{T+\tau}z^{-1}} = \frac{\frac{0.5}{1.5}}{1-\frac{1}{1.5}z^{-1}} = \frac{0.5}{1.5-z^{-1}}.$$

Problem 2

What is the expression of a narrow band frequency modulated signal. Give the implementation of a narrowband modulator, with the carrier

 $A_c \cos \omega_c t$, $A_c = 100 \text{ mV}$, $\omega_c = 2 \cdot 10^6 \cdot \pi \text{ rad/s}$ and the modulating wave $A_m \cos \omega_m t$, $A_m = 10 \text{ mV}$, $\omega_m = 2 \cdot 10^3 \cdot \pi \text{ rad/s}$.

[1]-page 298

FM signal's expression is: $s(t) = A_c \cos \theta_i(t) = A_c \cos [\omega_c t + \beta \sin \omega_m t]$, where the modulating wave to be transmitted is $x(t) = A_m \cos \omega_m t$. Depending on the value of the modulation index $\beta = \Delta \omega / \omega_m$, we have narrow band FM ($\beta <<1$ radian) or wide band FM ($\beta >>1$ radian). For narrow band FM, the modulated wave is:

$$s(t) = A_c \cos \omega_c t \cos (\beta \sin \omega_m t) - A_c \sin \omega_c t \sin (\beta \sin \omega_m t).$$

If $\beta < \frac{\pi}{36}$ rad $\Rightarrow \cos (\beta \sin \omega_m t) \cong 1$ and $\sin (\beta \sin \omega_m t) \cong \beta \sin \omega_m t$
 $\Rightarrow s(t) = A_c \cos \omega_c t - \beta A_c \sin \omega_c t \sin \omega_m t.$ (1)

This is the narrow band FM signal's expression.

A possible implementation scheme is shown below.

One input of the FM modulator is the modulating wave x(t) and the other input is the carrier $A_c \cos \omega_c t$, the first term in the narrow band FM signal. Through its phase shift of -90° we obtain the signal $A_c \sin \omega_c t$ which is multiplied with the integrated modulating wave: $\frac{A_m}{\omega_m} \sin \omega_m t$, thus obtaining the second term $\frac{A_c A_m}{\omega_m} \sin \omega_c t \sin \omega_m t$. Comparing this expression with the second term of the right of relation (1) we can identify the value of the modulation index:

$$\beta = \frac{A_m}{\omega_m} = \frac{10^{-2}}{2\pi \cdot 10^3} << 1.$$

This is indeed a narrow band FM. At the output a narrow band FM signal is obtained.

SUBIECTE PROPUSE PENTRU PROBA SCRISĂ A EXAMENULUI DE LICENȚĂ Disciplina ELECTRONIC INSTRUMENTATION Titular de disciplină – Ș.I. dr. ing. Liliana MÂȚIU-IOVAN

Oscilloscope - Relationship between bandwidth and rise time of an oscilloscope. Relationship between rise time of an oscilloscope and rise time of a pulse.

https://intranet.etc.upt.ro/~E_INSTR/Documentation_2016-2017/, Ch1_ Oscilloscopes_c1-c3_2016.ppt - slide #23-24

Oscilloscope - Probes for oscilloscopes without and with attenuator – equivalent circuit, relationships, comparison

Solution tips:

Advantage -- it does not attenuate the input signal

Disadvantage – relatively small input resistance (1 M Ω), large input capacitance (50 - 150 pF)

Advantage – large input resistance (10 M Ω), small input capacitance (5 - 15 pF) Disadvantage – it attenuates the input signal (therefore, the value read on the display must be multiplied by the probe's attenuation factor)

https://intranet.etc.upt.ro/~E_INSTR/Documentation_2016-2017/, Ch1_ Oscilloscopes_c1-c3_2016.ppt - slide #28-31

Signal generators. Principle of a Direct Digital Synthesis generator –block diagram, advantages and disadvantages.

Solution tips:

DDS (direct digital synthesis) is a technique used in function/arbitrary waveform generators to produce an analog waveform, such as a sine wave. Involve generating a time-varying signal represented in a digital format and then performing a digital-to-analog conversion to convert the digital data into an analog output.

The main performance advantages of using DDS technology are:

- Waveform frequency changes are phase-continuous
- Waveform frequency changes are very fast without unwanted effects
- Frequency resolution is digitally controlled and very good (μ Hz)
- Frequency modulation, phase modulation, and frequency sweeps are easily implemented
- Many of the problems associated with analog architectures are eliminated due to the digital nature of DDS

A few significant disadvantages:

- The number of points in a waveform must be equal to an exact power of two
- Increased waveform jitter and distortion are possible

https://intranet.etc.upt.ro/~E_INSTR/Documentation_2016-2017/Ch2_Signal Generators_c7-

8_2016.ppt- slide #31-38

Digital voltmeters and multimeters. Dual slope ADC – block diagram, operation principle, relationships

Solution tips:

Operation of the converter comprises two steps (phases): (1) integration of the unknown input voltage and (2) integration of a known reference voltage, of opposite polarity. Phase 1 has a fixed duration, denoted T1. At the end of this phase, the integrator's output voltage is the same as the voltage across the capacitor. The second phase starts at t = T1. Switch K now feeds the reference voltage UREF at the integrator's input. This leads to the so called de-integration and it ends when the integrator's output nulls.

https://intranet.etc.upt.ro/~E_INSTR/Documentation_2016-2017/, Ch3_Digital Voltmeters and Multimeters_c9-10_2016.ppt - slide #15-23 https://intranet.etc.upt.ro/~EEM/PDFuri/Electrical%20and%20Electronic%20Measurements

<u>%20Chapter%202.pdf</u> pages #70-73.

Universal counters. Describe the operating principle and explain how frequency can be measured.

Solution tips:

The frequency f of a repetitive signal can be defined by the number of cycles of that signal per unit of time: f=n/t, where n is the number of cycles and t is the time interval in which they occur. As suggested by the above equation, the frequency can be measured by counting the number of cycles and dividing it by t.

By taking t equal to one second, the number of counted cycles will represent the frequency (in Hz) of the signal.

Block diagram of a universal counter in the frequency measurement mode:

The input signal is initially conditioned to a form that is compatible with the internal circuitry of the counter. The conditioned signal is a pulse train where each pulse corresponds to a cycle of the input signal. With the main gate open, pulses are allowed to pass through and get totalized by the counting register.

The time base oscillator together with the decade dividers and the main gate flip flop control the opening time of the main gate.

As mentioned before, if $T_2=1s$, the counting register will read the frequency of the input signal (measurement resolution of 1 Hz).

https://intranet.etc.upt.ro/~E_INSTR/Documentation_2016-2017/, Ch4_Universal counters_2016.ppt, slides #8-11

Oscilloscope – exercise. Draw the images that appear on the screen if the signal from the figure is applied at the oscilloscope input for 2 cases: DC coupling and AC coupling. Oscilloscope switches are positioned to 1 V / div and 1 ms / div. The screen has 10 divisions on the horizontal and 8 vertical. Zero level is set to three divisions under the horizontal symmetry axis and the time base is internally triggered on positive edge.

Solution tips:

Amplitude A=6V, $1V/div \Rightarrow 6$ divisions

Period T=6 ms, 1ms/div \Rightarrow 6 divisions

Pulse width t=1 ms, $1 \text{ms/div} \Rightarrow 1 \text{ division}$

DC coupling, time base is internally triggered on positive edge – the pulse starts with positive edge, from zero level up to 6 divisions, pulse width 1 division, goes to zero level for 5 divisions and repeats itself.

AC coupling – DC component is removed - the pulse goes under zero with a value equal to the DC component:

$$U_{DC} = \frac{1}{T} \int_0^T x(t) dt = \frac{1}{T} \int_0^t A dt = 1V$$

 \Rightarrow the pulse goes 1 division under zero

https://intranet.etc.upt.ro/~E_INSTR/Documentation_2016-2017/, Ch1_ Oscilloscopes_c1-c3_2016.ppt - slide #35-38

Digital voltmeters and multimeters - exercise. Specify the measurement result for a 100% confidence level (result ± uncertainty, confidence level) according to the rules for data presentation when measuring a voltage of 12.45 V with a 3 ½ digit 20 V voltmeter whose maximum permissible error is given by Δ_t =0,1% × reading + 0,05% × range + 1 digit.

Solution tips:

The DVM reads xx.xx V. Therefore,

1 digit = 10 mV. The maximum permissible error when measuring 12.45 V is Δ_t =0,1% × 12.45 V + 0,05% × 20 V + 10 mV, or Δ_t =12.45 mV + 10 mV + 10 mV = 32.45 mV. For a confidence level of 100%, the measurement result should be specified as U = 12.45 V ± 0.03 V

https://intranet.etc.upt.ro/~E_INSTR/Documentation_2016-2017/, Ch3_Digital Voltmeters and Multimeters_c9-10_2016.ppt - slide #8-10